

# How to build your own FPGA with 7400-Logic

Simon Burkhardt

mnemocron.github.io





## What is an FPGA?





## Why?

- Acquire an understanding of low-level FPGA hardware
- Teach people about FPGAs
- It is fun (?)



## MINECRAFT IN MINECRAFT ON THE CHUNGUS II

May 27, 2023 by Elliot Williams

💬 16 Comments

https://hackaday.com/tag/redstone/

## 8-bit CPU by Ben Eater



## DISCRETE FPGA WILL PROBABLY WIN THE 7400 LOGIC COMPETITION

by: Brian Benchoff

19 Comments

f У Y 🗳 🛍

November 1, 2012



## Why do you need an FPGA?







- Sensor Processing & Fusion
- Motor Control
- Low-cost Ultrasound
- Traffic Engineering

- Flight Navigation
  - Missile & Munitions
  - Military Construction
  - Secure Solutions
  - Networking
  - Cloud Computing Security
  - Data Center
  - Machine Vision
  - Medical Endoscopy

- Situational Awareness
- Surveillance/Reconnaissance
- Smart Vision
- Image Manipulation
- Graphic Overlay
- Human Machine Interface
- Automotive ADAS
- Video Processing
- Interactive Display

#### Applications

### https://docs.xilinx.com/v/u/en-US/ultrascale-plus-fpga-product-selection-guide https://docs.xilinx.com/v/u/en-US/zynq-ultrascale-plus-product-selection-guide

#### A / Boards / Zyng UltraScale+ RFSoC ZCU111 Evaluation Kit



€ Click to Enlarge



### Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit

by: AMD

#### 

The Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit enables designers to jumpstart RF-Class analog designs for wireless, cable access, early-warning(EW)/radar and other high-performance RF applications

Price: \$11,658.00 Part Number: EK-U1-ZCU111-G Lead Time: 8 weeks () Device Support: Zynq UltraScale+ RFSoC



or buy from: Authorized Distributors

## What is an FPGA?

How can we build any digital circuit?





## Step 4

## profit?



## Problems of a breadboard?

- BIG!
- you need wires (and hands)
- chaotic



# Wires? $\rightarrow$ make them programmable



# chaotic? $\rightarrow$ define an interconnect

architecture for wires









## How do you build an FPGA?









## Which applications can I run on my FPGA?

- 4-bit counter  $\rightarrow$  Yes
- 4-bit adder  $\rightarrow$  Yes
- BCD to 7-segment decoder  $\rightarrow$  Yes
- clock-domain crossing  $\rightarrow$  maybe
- digital "random" number generator (Game die)  $\rightarrow$  maybe
- 8-bit CPU  $\rightarrow$  NO!



### V-Model





### **Research Architectures**



Bird's-eye view of FPGA





## The Configurable Logic Block (CLB)






architecture level design





18

Vivado



architecture level design

# Vivado

https://support.xilinx.com/s/article/67384



architecture level design

#### The Interconnect



architecture level design

#### The Interconnect



architecture level design



modular FPGA

architecture level design

Can I <u>place</u> and <u>route</u> my desired applications?





# Flexibility vs. Complexity

... the greatest challenge of this project

architecture level design

Routing













# Switch Box









# V-Model

# LUT4

#### 74HC151; 74HCT151

8-input multiplexer





CARRY

74HC157; 74HCT157 Quad 2-input multiplexer

74HC86; 74HCT86 Quad 2-input EXCLUSIVE-OR gate



# REGISTER

#### 74HC175; 74HCT175

Quad D-type flip-flop with reset; positive-edge trigger



#### **KiCad**



## **Final PCB**







# **VHDL Model**

#### of every 7400 IC on the PCB

	clb_	slice.vhd X	:
4	19	end entity;	
-	50		Lillion
-	51	architecture arch of clb_slice is	killente
-	52		THE
5	53	D-type Flip Flop Register	HINGS IN
-	54	component ff_74xx175 is	
-	55	port(	And a set
5	56	<pre>clk : in std_logic;</pre>	PH DEstroy
-	57	<pre>arst_n : in std_logic;</pre>	
-	58	<pre>din : in std_logic_vector(7 downto 0);</pre>	1
5	59	<pre>qout : out std_logic_vector(7 downto 0);</pre>	
6	50	<pre>qout_n : out std_logic_vector(7 downto 0)</pre>	
e	51	);	
6	52	end component;	
e	53		
e	54	MUX 2:1	
e	55	component mux_74LVC1G157 is	
6	56	port(	
6	57	s : in std_logic;	
6	58	<pre>e_n : in std_logic;</pre>	
6	59	<pre>i0 : in std_logic;</pre>	
7	70	<pre>il : in std_logic;</pre>	IIP G. senaer
7	71	y : out std_logic	Miller
1	72	);	
1	73	end component;	All and a second
1	74		
1	75	MUX 4:1 (dual)	
-	76	component mux_74xx153 is	
1	77	port(	
1	/8	<pre>s : in std_logic_vector(1 downto 0);</pre>	
1	/9	<pre>el_n : in std_logic;</pre>	
8	30	e2_n : in std_logic;	
5	31	<pre>11 : in std_logic_vector(3 downto 0);</pre>	T For
		↓ main ① Spaces: 2	VHDL

simulation model

#### **Transistor Level**

with VHDL (!)



en

library ieee; use ieee.std\_logic\_1164.all; entity digital\_switch is port( en : in std\_logic; d1 : inout std logic; d2 : inout std\_logic ); end entity; architecture arch of digital\_switch is begin d1 <= '1' when (d2 = '1' and en = '1') else '0' when (d2 = '0' and en = '1') else 'Z'; d2 <= '1' when (d1 = '1' and en = '0') else '0' when (d1 = '0' and en = '0') else 'Z'; end architecture;

"I use obscure and arcane texts to perform rituals that control machine spirits."





#### What is a Bitstream?



# **Shift Register**



74HC595 Pinout





#### **Documentation**

	А		В	С	D	E	F	G	Н
1	Bitstream	n C	ocumenta	ation for o	one full slic	e			
2									
3	Bit	Bit in Bit in Section byte		Section	VHDL name	Function Name	Implemented in Compiler	Comment	
4	(	D	0		CBv	<pre>xpoint_7_en</pre>	<pre>xp_bus[3]_vert[4]</pre>	OK	
5	1	1	1		CBv	<pre>xpoint_6_en</pre>	<pre>xp_bus[2]_vert[5]</pre>	OK	
6	2	2	2		CBv	<pre>xpoint_5_en</pre>	<pre>xp_bus[1]_vert[4]</pre>	OK	
7	3	3	3		CBv	<pre>xpoint_4_en</pre>	<pre>xp_bus[0]_vert[5]</pre>	OK	
8	4	4	4		CBv	<pre>xpoint_3_en</pre>	xp_bus[3]	OK	
Э	Ļ	5	5		CBv	<pre>xpoint_2_en</pre>	xp_bus[2]	OK	
0	(	6	6		CBv	<pre>xpoint_1_en</pre>	xp_bus[1]	OK	
1		7	7		CBv	<pre>xpoint_0_en</pre>	xp_bus[0]	OK	
2	8	B	79		CLB	set_ce	set_ce		slice clock enable
3	9	9	78		CLB		- 1		<reserved></reserved>
4	10	D	77		CLB	<pre>set_clk_sel</pre>	clk_sel		select one of 2 clock inputs
5	11	1	76		CLB	set_sum	en_sum_mode	OK	enables carry chain outputs
6	12	2	75		CLB	<pre>set_reg_d</pre>	en_reg_lut_d	OK	enable output register
.7	13	3	74		CLB	<pre>set_reg_c</pre>	en_reg_lut_c	OK	enable output register
8	14	4	73		CLB	<pre>set_reg_b</pre>	en_reg_lut_b	OK	enable output register
9	1	5	72		CLB	<pre>set_reg_a</pre>	en_reg_lut_a	OK	enable output register
0	10	6	71		CLB				i[4] = 1111 (15)
4	F	bi	itstream	(+)			: •		





#### **Regular FPGA workflow**



generate test cases

# **Synthesis & Implementation**



https://digitalsystemdesign.in/fpga-implementation-step-by-step

```
BITSTREAM FILE = './bitstream.txt'
 2
     set bits = []
    set bits.append(134) # SW xpoint 1 south[1] to west [1]
    set bits.append(126) # SW en bus south[1]
    set_bits.append(118) # SW en bus west[1]
    set_bits.append(6) # CBv LUT B -> bus[1] enable
10
    set bits.append(89) # CBh presel 3 = 6
11
    set bits.append(90) # CBh presel 3 = 6
12
    set bits.append(14) # CLB LUT en reg b
13
    for b in [40,41,42,43,44,45,46,47] :
        set bits.append(b)
17
    with open(BITSTREAM FILE, 'w') as f:
         for i in range(136):
             if (i) in set bits:
                f.write('1')
            else:
                f.write('0')
            if not (i+1)%8:
                f.write('\n')
         f.write('\n')
```







🗼 fish /mnt/c/Users/simon/Down X 🔥 ./compile.sh /mnt/c/Users/sim X

 $+ \cdot$ 

\_

 $\times$ 

GHDL 4.0.0-dev (3.0.0.r72.gfb218404d) [Dunoon edition] ghdl:info: simulation stopped by --stop-time @1us

GTKWave Analyzer v3.3.103 (w)1999-2019 BSI

#### [0] start time. [1000000000] end time.

9			GTKWave - wave.vcd										_	_ 🗆 🗙		
File Edit Search Time Markers View Help																
🙀 🗔 😰 🔍 🔍 🔍 🥎 🎼 🐳   🦆 🛶   From: 0 sec 👘 To: 1 us 👘 🛛 🚭   Marker: 55500 ps   Cursor: 144100 ps																
SST	Signals	Waves									bitstre	eam upload				
白品 tb_fpga_arch_tile 白品 bcinst	Time bitstream_done=0 sclk=1							100	o ns							<u>^</u>
B the contract B the contrac	rst_n=0 mosi=0															
	latch =0 clk_0 =1															
Type Signals	clk_1=0 clk=1															
	db =0 bus_north[3:0] =z bus_west[3:0] =0												Z	Z Z 2 0	Z Z 2 0	Z
	set_reg_b =0 lut3b0[7:0] =00	U uu 00										toggle bit	,FF			
	lut3b1[7:0] =00	00														


# "don't try this at home"



### Testbench





oops...

LUT A (co	onf bi	t v	/s.	inp	out	vec	tor	)								
(16) 0001	1.	4										2				1
(17) 0002	1.													1		
(18) 0004					14				11.						1	
(19) 0008	1	-											1			
(20) 0010		-		-	4		1					1				
(21) 0020			- C						( <b>.</b>	1				-	-	
(22) 0040				-	12	-			1		1			-	_	
(23) 0080				-	0.				1							
(24) 0100			14		12		1725	1	10.00						_	
(25) 0200			·		- ( <b>1</b> -	1									-	
(26) 0400		-	12	-	14		1	4	114	-	-	2		-		
(27) 0800		-			1				( <b>.</b> )					-		
(28) 1000		4		1			10.00	-	11.00			2			_	52
(29) 2000		1					. •		( <b>.</b>					-	-	
(30) 4000			1	2	124		1112		1125			2				
(31) 8000	1						(1 <b>.</b>		(1990)						-	



#### mod wires











## Hardware Instantiation in C

- "know what you infer instantiate"
- kinda like assembly for FPGA



#### Same Code - Different Targets



$\bigcirc$	⇒ 🔊	🜵 Ard	uino Uno		•		
	diyfpga-co	ompile.ino	diyfpga.c	diyfpga.h	diyfpga_user.h	generate_vhdl_stimuli.c	diyfpga_user.c
t	10 11 12	#include #include	<stdio.h> "diyfpga.</stdio.h>	h"			
Mk	13 14	extern f	oga_t myfp	ga;			
	15 16 17	woid diy myfpga myfpga	fpga_setup .slice[0][ .slice[0][	0(){ 0].clb.re 0].clb.re	g[0] = true; g[1] = true:		
₩ ○	18 19	myfpga myfpga	.slice[0][ .slice[0][	0].clb.re 0].clb.re	g[2] = true; g[3] = true;		
Q	20 21 22	myfpga myfpga myfpga	.slice[0][ .slice[0][ .slice[0][	0].clb.cl 0].clb.cl 0].clb.su	k_sel = 0; k_en = false; m = false;		
	22			17 - 1820			

### Truth Table to HEX







1	<pre>#include "diyfpga.h"</pre>
2	
3	extern fpga_t myfpga;
4	
5	<pre>void diyfpga_setup(){</pre>
6	<pre>myfpga.slice[0][0].cbh.sel[3] = BUS_0;</pre>
7	
8	<pre>myfpga.slice[0][0].sw.west[0] = true;</pre>
9	
0	<pre>myfpga.slice[0][0].sw.xp[0] = true;</pre>
1	
2	<pre>myfpga.slice[0][0].sw.south[0] = true;</pre>
3	
4	<pre>myfpga.slice[0][0].cbv.bus[0] = true;</pre>
5	
6	<pre>mvfpga.slice[0][0].clb.reg[0] = true:</pre>
7	
8	mvfpga.slice[0][0].clb.lut[0] = 0x00FF:
9	

42	<pre>myfpga.slice[0][0].sw.west[0] = true;</pre>	
43	<pre>myfpga.slice[0][0].sw.west[1] = true;</pre>	
44	<pre>myfpga.slice[0][0].sv .west[2] = true;</pre>	
	<pre>myfpga.slice[0][0].sv .west[3] = true;</pre>	
47	<pre>myfpga.slice[0][0].cbh.sel[0] = BUS_3;</pre>	
	<pre>myfpga.slice[0][0].cbh.sel[1] = BUS_2;</pre>	
	<pre>myfpga.slice[0][0].cbh.sel[2] = BUS_1;</pre>	
	<pre>myfpga.slice[0][0].cbh.sel[3] = BUS_0;</pre>	
52	<pre>myfpga.slice[0][1].sw.north[0] = true;</pre>	
53	<pre>myfpga.slice[0][1].sw.north[1] = true;</pre>	
54	<pre>myfpga.slice[0][1].sw.north[2] = true;</pre>	
	<pre>myfpga.slice[0][1].sw.north[3] = true;</pre>	
	<pre>myfpga.slice[0][1].sw.west[0] = true;</pre>	
57	<pre>myfpga.slice[0][1].sw.west[1] = true;</pre>	
	<pre>myfpga.slice[0][1].sw.west[2] = true;</pre>	
	<pre>myfpga.slice[0][1].sw.west[3] = true;</pre>	
	<pre>myfpga.slice[0][1].sw.xp[0] = true;</pre>	
61	<pre>myfpga.slice[0][1].sw.xp[1] = true;</pre>	
62	<pre>myfpga.slice[0][1].sw.xp[2] = true;</pre>	
62 63	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true;</pre>	
62 63 64	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3;</pre>	
62 63 64 65	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2;</pre>	
62 63 64 65 66	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1;</pre>	
62 63 64 65 66 67	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0;</pre>	
62 63 64 65 66 67 68	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true;</pre>	
62 63 64 65 66 67 68 69	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true;</pre>	
62 63 64 65 66 67 68 69 70	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true;</pre>	
62 63 64 65 66 67 68 69 70 70 71	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true;</pre>	
62 63 64 65 66 67 68 69 70 71 71 72	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true;</pre>	
62 63 64 65 66 67 68 69 70 71 72 73	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true; myfpga.slice[0][1].clb.lut[0] = 0x9208; // file myfpga.slice[0][1].clb.lut[0] = 0x9208; // file myfpga.slice[0][1</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 73 74	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true; myfpga.slice[0][1].clb.lut[0] = 0x9208; // fi myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 74 75	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true; myfpga.slice[0][1].clb.lut[0] = 0x9208; // fi myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].clb.lut_0] = 0x9208; // fi myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu myfpga.slice[0][1].clb.lut[1] = true;</pre>	izz uzz
62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].clb.lut_0] = 0x9208; // f: myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu myfpga.slice[0][1].clb.lut[4] = true; myfpga.slice[0][1].sw.north[4] = true; myfpga.slice[0][1].sw.north[5] = true;</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 74 75 75 76 77 78	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true; myfpga.slice[0][1].clb.lut[0] = 0x9208; // f; myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu myfpga.slice[0][1].sw.north[4] = true; myfpga.slice[0][1].sw.north[5] = true; myfpga.slice[0][1].sw.south[4] = true;</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].clb.lut_0] = true; myfpga.slice[0][1].clb.lut_0] = 0x9208; // f: myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu myfpga.slice[0][1].clb.lut[1] = true; myfpga.slice[0][1].sw.north[4] = true; myfpga.slice[0][1].sw.north[5] = true; myfpga.slice[0][1].sw.south[4] = true; myfpga.slice[0][1].sw.south[5] = true; myfpga.slice[0][1].sw.south[5] = true;</pre>	izz
62 63 64 65 66 67 68 69 70 71 72 73 74 75 75 70 77 78 79 80	<pre>myfpga.slice[0][1].sw.xp[2] = true; myfpga.slice[0][1].sw.xp[3] = true; myfpga.slice[0][1].cbh.sel[0] = BUS_3; myfpga.slice[0][1].cbh.sel[1] = BUS_2; myfpga.slice[0][1].cbh.sel[2] = BUS_1; myfpga.slice[0][1].cbh.sel[3] = BUS_0; //myfpga.slice[0][1].clb.reg[0] = true; //myfpga.slice[0][1].clb.reg[1] = true; myfpga.slice[0][1].cbv.bus_0_to_5 = true; myfpga.slice[0][1].cbv.bus_1_to_4 = true; myfpga.slice[0][1].clb.lut[0] = 0x9208; // f: myfpga.slice[0][1].clb.lut[1] = 0x8420; // bu myfpga.slice[0][1].sw.north[4] = true; myfpga.slice[0][1].sw.north[5] = true; myfpga.slice[0][1].sw.south[4] = true; myfpga.slice[0][1].sw.south[5] = true;</pre>	izz uzz



#### compiler design

#### We have a 4-bit counter

YAY!



à propos "8 bit CPU"...

#### What about the 8-bit CPU?



### f-Max

13.9 MHz Ring oscillator

(inverter loop without register)







What other hobbies do you



have??

# A few ideas...

# IO Banks + PLL (clocking)



## DSP + Block RAM



# Audio DSP

- Can it act as a waveform generator
  - user input  $\rightarrow$  frequency tuning
  - DDS with BRAM sine wave lookup

- Can it perform audio DSP?
  - 8 bit quantization
  - ~ 40 kHz sample rate
  - time domain multiplex on single DSP slice
  - 10 Tap FIR filter  $\rightarrow$  400 kHz FPGA clock





# **Further reading**

github.com/mnemocron/my-discrete-fpga

mnemocron.github.io/tags/#diy-fpga

Ƴ main ▾ P ♡	Go to file +	<> Code -	About		
🛞 mnemocron updated im	My own FPGA architecture simulated in VHDL, realized w				
architecture	updated images for blogp	3 days ago	7400-logic on PCB.		
📄 doc	updated images for blogp	3 days ago	mnemocron.github.io/2023-1		
ihdl	cleanup repository	last month	fpga vhdi ghdi fpga-so 7400 breadboard-computer		
kicad	cleanup repository	last month	🛱 Readme		
sketch	fix bugs in compiler, add a	last week	কার্ট GPL-3.0 license		
Vhdl	unfinished test: 4-bit coun	last month	<ul> <li>✓ Activity</li> <li>☆ 2 stars</li> <li>⊘ 2 watching</li> </ul>		
.gitignore	gitignore fix	4 months ago			
4B-FPGA-README.md	VHDL sim of CLB slice succ	7 months ago	ণ্ট 0 forks		
	Initial commit	8 months ago	Languages		
README.md	cleanup repository	last month			

Shell 5.1%